st-edge-ai-core st-edge-ai-core st-edge-ai-core
/
  • latest
  • English
ST Online Support
  • Home
  • ST Edge AI Core
    • Introduction
    • Release Notes
    • SLA
    • Installing Components
    • Setting Environment
    • Command Line Interface
    • Evaluation Report and Metrics
    • Quantized Model Support
    • Definitions and Glossary
    • Output Generation Report
  • Embedded Client API
    • ST Edge AI API (stai)
    • stai API - Migration
    • stai API - Application Example
    • Legacy API - DEPRECATED
    • ST Neural-ART API and Stack
  • Supported Operators and Layers
    • TensorFlow Lite toolbox
    • Keras toolbox
    • ONNX toolbox
    • DQNN support
    • ONNX-ML support
    • ST Neural-ART NPU - Supported operators and limitations
  • Advanced Features
    • How to use the AiRunner package
    • How to change the I/O data type or layout (NHWC vs NCHW)
    • Keras stateful LSTM/GRU support
    • Keras Lambda/custom layer support
    • Platform Observer API (legacy)
  • STM32 Target
    • ST Edge AI Core for STM32 series
    • Relocatable binary (or runtime loadable) model support
    • How to run a c-model locally
    • How to use USB-CDC driver for validation
    • How to upgrade a STM32 project
  • Neural-ART accelerator™ target
    • Getting started - How to deploy and evaluate a model on STM32N6 development board
    • ST Neural-ART NPU concepts
    • ST Neural-ART NPU - Supported operators and limitations
    • ST Neural-ART NPU compiler
    • STM32N6 - Example projects & tips for creating new projects
    • How to profile a deployed model
    • Runtime loadable model support
    • Weights encryption support
    • How to update my project with a new version of ST Edge AI Core
    • How to deploy/manage the NPU memory initializers
    • FAQs
  • STELLAR target
    • ST Edge AI Core for STELLAR MCUs
    • On-target STELLAR validation flow
    • How to upgrade a STELLAR project
  • ISPU target
    • ST Edge AI Core for ISPU
    • On-target ISPU validation flow
    • How-to integrate generated code
  • MLC target
    • ST Edge AI Core for MLC
    • MLC device settings

Tutorials

  • Getting Started
  • How-to guides
  1. st-edge-ai-core /
  2. Neural-ART accelerator™ target

Neural-ART accelerator™ target ¶

  • Getting started - How to deploy and evaluate a model on STM32N6 development board
  • ST Neural-ART NPU concepts
  • ST Neural-ART NPU - Supported operators and limitations
  • ST Neural-ART NPU compiler
  • STM32N6 - Example projects & tips for creating new projects
  • How to profile a deployed model
  • Runtime loadable model support
  • Weights encryption support
  • How to update my project with a new version of ST Edge AI Core
  • How to deploy/manage the NPU memory initializers
  • FAQs
Previous
How to upgrade a STM32 project
Next
Getting started - How to evaluate a model on STM32N6 development board

© Copyright 2026, STMicroelectronics.

Built with Sphinx and the Shibuya theme.